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A logic design has been conceived for
a field-programmable gate array (FPGA)
that would implement a complex system
of multiple digital state-space filters. The
main innovative aspect of this design lies
in providing for reuse of parts of the
FPGA hardware to perform different
parts of the filter computations at differ-
ent times, in such a manner as to enable
the timely performance of all required
computations in the face of limitations
on available FPGA hardware resources.
A digital state-space filter of the type
to which the design applies (see figure)
is represented by the equations 
x(k + 1) = Ax(k) + Bu(k) (1) 
and
y(k) = Cx(k) + Du(k) (2)
where:
k is an integer representing an incre-
ment of time, 
N is an integer representing the num-
ber of dimensions in the state space, 
u(k) is a scalar input at time k, 
y(k) is a scalar output at time k, 
x(k) is an N×1 state vector at time k, 
A is an N×N matrix of filter coefficients, 
B is an N×1 vector of filter coefficients, 
C is a 1×N vector of filter coefficients, and 
D is a scalar filter coefficient. 
The implementation of the digital
state-space filter involves matrix·vector
multiplications, which, in the absence of
the present innovation, would ordinarily
necessitate some multiplexing of vector
elements and/or routing of data flows
along multiple paths. 
The design concept calls for imple-
menting vector registers as shift registers
to simplify operand access to multipliers
and accumulators, obviating both multi-
plexing and routing of data along multi-
ple paths. Each vector register would be
reused for different parts of a calculation.
Outputs would always be drawn from the
same register, and inputs would always be
loaded into the same register.
A simple state machine would control
each filter. The output of a given filter
would be passed to the next filter, ac-
companied by a “valid” signal, which
would start the state machine of the next
filter. Multiple filter modules would
share a multiplication/accumulation
arithmetic unit. The filter computations
would be timed by use of a clock having
a frequency high enough, relative to the
input and output data rate, to provide
enough cycles for matrix and vector
arithmetic operations.
This design concept could prove bene-
ficial in numerous applications in which
digital filters are used and/or vectors are
multiplied by coefficient matrices. Exam-
ples of such applications include general
signal processing, filtering of signals in
control systems, processing of geophysi-
cal measurements, and medical imaging.
For these and other applications, it could
be advantageous to combine compact
FPGA digital filter implementations with
other application-specific logic imple-
mentations on single integrated-circuit
chips. An FPGA could readily be tailored
to implement a variety of filters because
the filter coefficients would be loaded
into memory at startup. 
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There are numerous potential uses in general signal processing. 
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This Block Diagram represents a digital state-space filter, which could be one of multiple such filters
in a complex system. The same FPGA circuitry could be used to implement different filters at differ-
ent times.
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